Abstract-The overall purpose of this paper (including Part I, in this issue) is the prediction of the ultimate electrical highfrequency performance potential for SiGeC heterojunction bipolar transistors under the constraints of practical applications. This goal is achieved by utilizing most advanced device simulation tools with parameters calibrated to existing experimental results. This Part I outlines the overall scaling procedure and then focuses on the vertically scaled structure. According to isothermal device simulation, the "ultimate" doping profile yields a peak transit frequency f T of almost 1.5 THz, a BV CEO above 1 V (dependent on BE bias) and a zero-bias internal base sheet resistance of about 3 kΩ/sq. The reasons for achieving a higher product f T BV CEO (> 1.5 THzV) than anticipated from the classical Johnson limit are explained. Finally, it is found that f T is limited by the minority charge stored in the BE junction and that BV CEO is mainly determined by the tunneling mechanisms in the base-collector space-charge region.
BV CEO
Open-base collector-emitter breakdown voltage. BV CBO Open-emitter collector-base breakdown voltage. C BE,par Parasitic BE isolation capacitance. C jE0 , C jC0 , and C jS0 Total zero-bias base-emitter (BE), base-collector (BC), and collectorsubstrate (CS) depletion capacitance.
C jCi0
Internal BC zero-bias depletion capacitance.
C jEi0
Internal BE zero-bias depletion capacitance. Width of (epitaxial) collector below emitter.
I. INTRODUCTION

S
iGe BiCMOS technology has been serving quite well the continuous demand for higher functionality and front-end performance at relatively low cost and medium to low volumes since SiGe HBT performance has tremendously benefitted from the integration into CMOS technology. Operating frequencies of existing SiGe HBTs are exceeding 300 GHz (e.g., [2] - [8] ) and, thus, allow critical circuit building blocks to operate at 100 GHz and beyond. This is often considered as the lower end of the so-called terahertz (THz) gap the upper limit of which extends to 30 THz. Within this terahertz gap, a large number of interesting applications are envisioned, such as i) terahertz imaging and sensing [9] - [19] comprising security, medical, biotechnology, meteorology, material reliability, transportation, computer gaming, and space applications; ii) high-speed/highbandwidth communications [20] - [24] , ranging from data communication front ends for terrestrial use in wireless and wireline systems to broadband receivers for radio astronomy; iii) measurement equipment [25] , [26] , including extremely fast front ends and ultrahigh-bandwidth analog-digital converters [27] .
Since the terahertz frequency range so far has hardly been tapped into by products and since even its low-end frequency spectrum is out of reach for the next couple of CMOS generations, it is seen as a promising market opportunity for highperformance SiGe HBTs. Note that the latter, as compared to advanced CMOS with similar performance but much higher cost, also have distinctive advantages for analog HF applications and operation over a large temperature range [28] . Examples based on practical implementations were given in [29] and clearly demonstrate for a 77-GHz application the superiority of a 0.13-µm BiCMOS technology (with 230-GHz SiGe HBTs) versus a 65-nm RF-CMOS process (with barely 200-GHz MOSFETs). With the emerging millimeter-wave and terahertz market in sight, there is no fundamental device physics-related reason why HBT development cannot be pursued as aggressively as for CMOS. However, predicting the appearance of emerging (analog HF) markets is much more difficult than for purely digital (CMOS) applications. Since the roadmapping process is based on constraints such as minimum volume production and multiple sources, the present International Technology Roadmap for Semiconductors (ITRS) [30] does not reflect the actual potential of SiGe HBTs and shows a rather moderate performance improvement compared to MOSFETs.
It is the objective of this paper (including Part II [1] ) to evaluate the performance limits of SiGe HBTs in order to provide an improved view of potential application areas that may be enabled by such a high-speed technology that lends itself also to high integration. Compared with the currently existing ITRS, more rapid development is required to address terahertz applications. First, significant progress toward this goal has been reported within the project DOTFIVE [6] , [7] , [31] , which has been funded by the European Commission.
With a variety of (sub-)terahertz applications in sight on one hand and with the device structures approaching nanometerscale dimensions on the other hand, exploration of the physical limits of SiGe HBTs has become of increasing interest. There have been a number of previous attempts at predicting the ultimate performance. Probably, most cited is the so-called Johnson limit that was estimated in [32] to be about 200 GHzV for silicon-based transistors. This prediction, which was based on 1-D DD transport, has already been significantly exceeded by fabricated Si bipolar junction transistors (BJTs) and SiGe HBTs. The reasons for this are briefly described in Section IV. Another early and well-known paper [33] correctly identified avalanche breakdown and tunneling, power dissipation, doping density fluctuations, and EM as the effects that will ultimately limit performance. However, the estimates were again based on DD transport theory and Si BJTs, as well as on junction isolation. Performance limits were only specified for digital circuits but not for single devices. A more accurate and device-specific prediction was attempted in [34] by exploiting the then new trend toward TCAD use. Although a 2-D device simulation was used to estimate the impact of lateral shrink on performance, again, DD transport models were used and parasitic effects (e.g., of the contact metallization) were completely ignored. Furthermore, the investigations were based on Si BJT structures of that time, and it was concluded that a metallurgical base width w Bm of 30 nm with an emitter window width b E0 of 0.4 µm was the ultimate limit, leading to (f T , f max ) predictions of about (17, 10) GHz. It is interesting to note that these early predictions all yielded by far too conservative performance limits.
By the 1980s, interest in BJT technology started to fade in favor of MOS technology. Back then, the papers that were published mostly dealt with BJT scaling just for specific applications (e.g., digital, BiCMOS) aiding the migration from one process node to the next. Only when SiGe HBTs started to become widespread in BiCMOS technology the interest in performance predictions for terahertz operation picked up again. In [35] , 2-D device simulation with HD transport modeling was used, predicting peak (f T , f max ) = (760, 1090) GHz at b E0 = 60 nm. However, i) only a single-valued energy relaxation time was used; ii) f max was determined from the simple standard equation, which is known to yield far too optimistic results; iii) self-heating was not accounted for self-consistency; and iv) it is unclear how much of the complete device structure was simulated and, hence, in how far all relevant parasitic effects were included. More recently, experimental results at room and cryogenic temperatures have been employed to derive device scaling laws [28] , [36] . Based on the latter, (f T , f max ) = (782, 910) GHz and a CML gate delay of 1.25 ps at b E0 = 32 nm and BV CEO = 1.1 V were estimated.
In this paper, a more rigorous approach in terms of TCAD tools, device scaling, and determination of FoMs is pursued for predicting the performance limits of SiGe HBTs and for investigating the relevant physical effects. The approach is described in Section II. Vertical device scaling up to the limit is discussed in Section III, whereas Section IV presents the corresponding electrical results. Lateral scaling, an investigation of the SOA, and process integration issues are discussed in Part II [1] . Finally, the reader is referred to a separate document [56] containing supporting information on internal variables of the simulation and other relevant results.
II. APPROACH
The performance limit is given by the selected vertical and lateral structures and their associated scaling, as well as by the interplay of various physical effects. Taking into account the resulting large number of variables simultaneously would make structural optimization and determination of the ultimate limit quite difficult and computationally very expensive. As discussed below, the overall task can be broken down into solving a sequence of smaller and better tractable problems.
Although selected structure and lateral dimensions have a significant impact on transistor performance, HBT operation predominantly relies on vertical carrier transport. In currently existing advanced HBTs, physical effects such as II in the collector, g m reduction at medium current densities due to large Ge gradients, and the increasing relative contribution of the transit time through the BE space-charge region are limiting scaling and the electrically useful operating range. For aggressively scaled SiGe HBTs, the impact of base-punchthrough and forward tunneling will have to be considered as well. Therefore, the vertical doping profile, with its constraints from basic chemistry and manufacturing, determines the physical effects that ultimately limit the electrical performance. As a consequence, the first step is to find the ultimate vertical doping profile by employing advanced 1-D device simulation within an optimization loop, as shown in Fig. 1 .
Once the ultimate 1-D structure is known, a realistic 3-D structure that yields the overall performance needs to be found, which can be either a "balanced" design, where f max and f T assume similar values, or any other combination that is more suitable for specific applications. This can be achieved by i) selecting a suitable 2-D/3-D device structure that belongs to a promising processing approach (such as a double-polysilicon self-aligned structure) and ii) scaling such structure down to a level where the performance starts to deteriorate again due to lateral parasitic effects. It appears that the integration of existing SiGe HBTs into advanced CMOS processes significantly lags behind the CMOS lithography (i.e., lateral scaling) capability 1 ; i.e., the latter is ahead of the present vertical scaling of SiGe HBTs. Thus, it is possible to separate vertical and lateral scaling considerations.
In principle, lateral scaling could be performed by device simulation. However, even if an HD simulation instead of a BTE solver and 2-D analysis is used, the computational effort for running complete transistor structures with all relevant parasitic regions turns out to be prohibitive, particularly if additional FoMs than just f T are of interest. These issues can be alleviated by using a compact model, which can easily include all relevant 3-D parasitic effects. As a consequence, the lateral scaling loop is subdivided into various smaller steps, as illustrated in Fig. 1 .
First, the fundamental 2-D effects in the bulk region, such as those related to the emitter perimeter and collector current spreading, are evaluated by a 2-D device simulation. The structure is vertically bound by the location of peak buried layer doping and extends laterally up to the shallow trench. The simulation yields all relevant specific electrical parameters of the perimeter and (partially) external region, such as BC depletion capacitance outside of the selectively implanted collector, sheet resistances, and in particular, the ratios of the currents and charges caused by lateral effects to those of the 1-D and internal transistor. The 1-D and 2-D device simulation data are used for a compact model parameter extraction. The resulting per area or length values are input parameters of a scaling program [37] .
In the next step, the capacitance values of the external parasitic regions are determined. The latter consist of the BE spacer and the complete contact regions above the silicon as well as of the shallow trench. Instead of solving a 2-D or 3-D Poisson equation during each scaling loop, parametric equations have been developed and incorporated in the scaling tool, which allow calculating the corresponding capacitance values very quickly as a function of dimensions. The input of processspecific data for lateral scaling is completed by adding the values of silicide sheet resistance and contact resistances. While the ultimate sheet resistance and thickness for bulk layers, such as base poly or silicide, can be estimated from CMOS technology, the ultimate values of contact resistances remain highly uncertain and are being kept as variables.
Based on the process-specific parameters, the lateral scaling loop can be started. For a given scaling factor and device structure, the first step in this loop consists of the calculation of the thermal resistance and capacitance from solving the calibrated 3-D heat equation. The gathered set of specific electrical and thermal parameters in combination with the structural dimensions then allows generating compact model parameters for a complete realistic HBT structure with any desired emitter width b E0 and length l E0 . For the investigations here, both a long collector-base-emitter-base-collector (CBEBC) structure (l E0 = 10 b E0 ) and a short collector-emitter-base (CEB) structure (l E0 = 3 b E0 ) were assumed. The compact model HICUM [38] is then employed in a circuit simulator for determining relevant device-related FoMs such as f T , f max , and CML ring-oscillator delay time τ CML under self-heating conditions as well as for exploring ultimate circuit performance. The capability of rapid model parameter generation is utilized for sweeping all lateral dimensions with a scaling factor s in order to determine the balanced or optimum lateral scaling for a given vertical profile. Note also that contact resistances can be included very easily in a compact model compared to HD device simulation. In the latter, the typically used formulation also does not allow a finite minority-carrier recombination velocity at the contact, which is important though for modeling charge storage effects in the emitter region.
The final step consists of an analysis of the SOA that includes limiting electrical effects such as tunneling and II, as well as (electro-) thermal effects. Peak junction temperature T j can be obtained from both the circuit simulation with self-heating and the 3-D heat equation solution. If the SOA is too small, the minimum dimensions need to be relaxed somehow (in case of thermal or EM limitations) or even structural changes have to be made (in case of electrical limitations), leading to a new scaling loop. Once the SOA is acceptable, the ultimate limit would have been found.
In this paper, advanced device simulation tools have been used, which include models for all known physical effects, including band-to-band (BTB) and trap-assisted (TA) tunneling. Within the 1-D device structure optimization loop, a combination of BTE and HD simulations was used. First, for each potentially useful profile, carrier transport has been simulated with the BTE solver SHE [39] that takes into account the full SiGe band structure, including Ge compositions up to 30%, as well as II. The II-related parameters of the BTE were calibrated to experimental results. However, since BTE simulations are very slow, just a single characteristic (typically at V BC = 0) was calculated. Then, only for fine tuning, sensitivity analysis, and generation of data for compact model parameter extraction, HD simulation was used. The HD-related parameters and physical models were calibrated to the BTE solution for each given 1-D structure. These efforts and resulting parameters are described in detail in [40] and [41] . For a critical comparison between BTE and HD simulations, the reader is referred to [42] .
For an aggressively scaled vertical structure, tunneling effects are expected to become relevant even at forward bias. This was already experimentally observed in [43] and attributed to TA tunneling (TAT) using device simulation with the model in [44] . Combining BTB and TA tunneling was shown to reproduce the experimental results. In addition, for the ultimate structure obtained in this paper, the results of the tunneling model [44] used also in our HD simulation were compared to those of a Schrödinger-Poisson solver [45] and were found to somewhat overestimate the impact of tunneling on the base current. Therefore, the "breakdown" voltages obtained with the model in [44] represent worst case values.
Advanced SiGe HBTs require a small mole fraction of carbon (C) in the base region in order to prevent B outdiffusion [46] . Adding C slightly increases the band gap while it decreases the carrier mobility [47] . The magnitude of those changes is relatively small and significantly depends on the lattice strain. Since the C content influences the electrical and thermal transport in the base region only, the overall impact of C on the electrical characteristics is within the uncertainty of the doping and Ge-dependent transport models [48] - [50] . Therefore, the device simulations did not explicitly include the impact of carbon on the physical parameters.
III. VERTICAL SCALING
A temperature increase due to self-heating does not change the result for the ultimate vertical profile under the emitter since the impact of thermal effects is mainly determined by the heat conductivity of the surrounding regions such as the layers below the buried layer, above the surface, and at the lateral device perimeter. Therefore, the vertical scaling analysis can be performed under isothermal conditions. Due to the 1-D structure, the FoMs for device speed optimization are limited to f T . However, in order to estimate the relative impact of a vertical profile change on f max , corresponding values were also calculated from the simple standard equation for a hypothetical emitter width using the internal base sheet resistance and areaspecific BC capacitance of each doping profile.
The initial structure for this investigation was based on the design rules of the B3T and B4T generations of STMicroelectronics [8] and the vertical doping profile T3 in [51] . The experimental data of these transistors also served for continuously calibrating the device simulation tools [40] , [41] and verifying the compact model [52] . SiGe HBTs fabricated most recently within the European DOTFIVE project have reached f max = 500 GHz [6] but with yet moderate f T = 300 GHz. This combination is somewhat less balanced than (f T , f max ) = (400, 520) GHz predicted in [51] from device simulation and compact modeling at the beginning of the project. The lower f T in [6] is caused by a wider base width and a lower internal base sheet resistance R SBi0 compared to that in [51] . The similar f max is achieved in [6] by a more aggressive scaling of the BE spacer width (30 nm versus 47 nm in [51] ) and the lower R SBi0 , which result in a significantly lower overall base resistance. Furthermore, the somewhat higher area-specific BC depletion capacitance of 4.3 fF/µm 2 in [51] compared to 3.3 fF/µm 2 in [6] indicates a higher collector doping in [51] . While its impact on f max is partially compensated for by the smaller emitter window width of 100 nm in [51] (as compared to 120 nm in [6] ), it does result in a lower BV CEO value of 1.37 V in [51] versus 1.6 V in [6] . Finally, the quite small (just 10%) difference in CML delay time confirms the predictive capability of the simulation tools employed and also establishes sufficient trust in the methodology used here.
In the first step, the profile in [51] was aggressively scaled by keeping its shape the same. Simultaneously to scaling the region widths by a factor of 2, the doping concentrations were increased by √ 2. The increase in base and buried layer peak doping was bound by the constraint that the maximum electrically active doping concentrations cannot exceed the solubility limit. Further region scaling led to increased base punchthrough and tunneling through the junctions. Intolerable collector current increases due to these effects were observed below w Bm ≈ 3 nm and above N Ci ≈ 5 10 18 cm −3 . The resulting characteristics are not useful for circuit design.
In the second step, profile optimization was performed. The variables during this scaling process are the collector, emitter, and Ge doping profile shapes. As a constraint, the peak Ge concentration was limited to 30%, and no abrupt shape was permitted since this is neither manufacturable nor accurately described in HD transport simulation (unless a proper thermionic emission model is implemented). The final Ge profile was obtained by optimization based on BTE simulations because the HD model does not capture certain important band structure effects, whereas iterative designs with BTE-calibrated HD simulation finally led to the doping profile shown in Fig. 2 with thin regions of reduced B and C doping close to the junctions. These lower concentrations also theoretically permit a smaller base width than observed in the first scaling step without triggering base punchthrough. However, for manufacturing reasons, it was decided to stay on the more conservative side by keeping the metallurgical base width at w Bm = 8.3 nm. This also results in still very small output conductance, although for a circuit design, a larger value could be tolerated, particularly when considering the low internal voltage gain of MOSFETs of the same lithography node.
Notice that a possible lightly doped emitter was replaced by a lightly doped base region in order to facilitate a better link to the external base later during process integration [53] and to reduce the BE junction area in the 3-D structure. Device simulations showed no difference in 1-D electrical characteristics regardless of the type of this lightly doped region. Its width w Bl was optimized to 3.3 nm in order to suppress tunneling above about V BE = 0.6 V. This is also a compromise for the BE depletion capacitance C jEi and the neutral (minority chargerelated) capacitance C nEi . The latter turned out to be one of the limiting factors for device speed. As shown in Fig. 3 , the major delay is accumulated in the BE space-charge region. In order to reduce both this delay and the increased retarding field resulting from the steep base concentration at the E-side of the junction, the peak Ge concentration was increased to 30%, and the slope was extended through the lightly doped region into the neutral emitter region. The width of the lightly doped collector region was increased until a practically useful breakdown voltage value was achieved at minimum impact on f T . The value of the doping concentration itself does not matter until it reaches about 10 17 cm −3 . Table I summarizes the relevant process parameters of the final doping profile, whereas Fig. 4 shows internal variables for further information. The band edges in Fig. 4(a) and the vertical electric field in Fig. 4(b) are drawn for the bias point at peak f T (V BC = −1 V). The slope of the electric field is negative since the electron density exceeds the doping concentration of the lightly doped collector already at lower current densities. Note the relatively small difference between BTE and HD results.
In order to provide a rough feel for the impact of process changes, the sensitivity of the obtained transit frequency regarding key profile parameters was evaluated. Increasing the base width by 30% or the slope of the lightly doped collector to the buried layer by a factor of 6 leads to a drop in peak f T by 20%. A comprehensive process variability study goes far beyond the goals of this paper.
IV. DISCUSSION
Notice that the collector width is significantly shorter than the ionization length. Thus, II is greatly reduced and does not become visible until about V CE = 1.2 V, as shown in Fig. 5(a) , which exhibits the various components of the base current occurring for a reverse biased BC junction, i.e., with increasing voltages V CE . At about 1.1 V, TAT begins to increase J B first, before BTB tunneling and II (AVL) set in, and the expected current reversal is observed. The compensation of these components leads to a larger value for BV CEO than expected, which also increases with forward bias V BE . The impact of TAT significantly depends on the carrier recombination lifetimes, which have been modeled as a function of total doping concentration G
Here, τ min and τ max are lifetimes and G 0 is a reference doping concentration. Fig. 5(b) shows just the TAT current component for three different parameter sets. For τ min = 0, the lifetimes drop with increasing doping, whereas τ min = τ max leads to dopingindependent lifetime. The latter results in a TAT current that is about two orders of magnitude smaller than the former. Hence, these parameter selections represent the extreme cases. The results in Fig. 5(a) were obtained with the intermediate parameter values (τ n,min , τ p,min ) = (0.9, 0.3) µs, which leads to some doping dependence and a TAT current that is in between the two extreme cases of Fig. 5(b) .
The isothermal forward Gummel characteristics are shown in Fig. 6 . The BTE yields lower current densities than HD transport. In particular, less ideal current densities are predicted at low injection from HD transport, as compared to the BTE. At very high injection, BTE and HD transport are approaching each other. The kink in J B at V BC = −1 V is caused by both BTB tunneling and II, whereas J B at very low V BE is dominated by BTB tunneling only.
Due to unknown details of the emitter interface at the bulk surface, it is fundamentally very difficult to predict the absolute value of the base current accurately with device simulation. According to Fig. 6(a) , a current gain of about 5000 has been simulated, assuming an ideal metal contact boundary condition for the hole current density at x = 0 in Fig. 2 . This current gain is certainly on the high side but follows the trend in present developments, in which values up to 2200 have been already observed in most recent DOTFIVE processes [4] . At least, current gain is not expected to be a limiting factor for aggressively scaled structures.
Determination of BV CEO from the DC base current reversal makes its value highly dependent on the current gain. Since advanced HBTs have very high current gain, which is beneficial for many applications such as voltage-controlled oscillators, reversal. The resulting pinch-in effect can lead to destruction for sufficiently high base currents [55] . However, with current gains in several thousands, reversal happens at such low current levels, which are of no practical relevance. Therefore, and because the base current in device simulation is always predicted with significant uncertainty, BV CEO is better determined from a fixed relative I C increase with respect to the value without II and tunneling effects. For an I C increase between 0.02. . .1% (corresponding to DC current gain values between 5000 and 100), a BV CEO range between 1 and 2.4 V was obtained at low injection (V BE = 0.6 V).
Although the open-base breakdown voltage BV CEO can be kept reasonably above 1 V, this value is still fairly small for circuit applications. However, since infinite or even very high source resistances are rarely encountered in practice, BV CEO only indicates the absolute lowest limit, whereas in practice, often significantly higher values can be tolerated [55] . A more detailed study of the SOA is provided in Part II [1] . Fig. 7 shows the current-dependent transit frequency f T within the relevant V BC region. As expected, HD simulation overestimates the peak. From the BTE solution, the ultimate 1-D isothermal limit of f T is estimated to be almost 1.5 THz. A further 10% increase can be obtained by reducing w Bl to zero, but at the expense of a higher tunneling current, forward nonideality factor, and J C value at peak f T . For w Bl = 0, the base current shows very similar voltage dependence as that in [43] but starts to significantly increase already at V BE = 0.65 V. For the profile in Fig. 2 , both HD and BTE simulations predict a current density of around 65 mA/µm 2 at peak f T . Its consequences for realistic 3-D structures will be discussed in Part II [1] . During profile optimization, f T was calculated from the derivative of the hole charge with respect to the collector current density simply for numerical efficiency reasons. For the final structure, the method and result were verified by applying the measurement method, in which f T was obtained from the frequency-dependent small-signal current gain (HD simulation only).
From [32] , the general understanding is that device speed can be only increased at the cost of a lower breakdown voltage across the junctions. Usually, the BC junction-related breakdown voltage V BC,br is considered to be the major limitation for practical transistor operation. [32] yields for the product f T V BC,br at room temperature a maximum value in the order of 200 GHzV for silicon-based devices, which has been revised for Si BJTs to about 500 GHzV in [54] based on DD transport and the simple Miller approximation for BV CEO . In [54] , it was found though that f T BV CEO is not constant but increases with f T , which has been confirmed by fabricated devices and BTE simulation. Since the theoretical estimate does not include parasitic effects, one expects a significantly lower limit for the product. However, advanced SiGe HBTs are already achieving values up to 500 GHzV at room temperature. The main reasons for this are the heterostructure design (i.e., HBT versus BJT) and the nonlocal transport effects in extremely downscaled structures. Velocity overshoot leads to a significantly smaller charge than in the DD case and, hence, to a higher f T . In addition, in the doping profile in Fig. 2 the collector region in which the high field occurs is about one fifth of the ionization length. This greatly reduces the probability of II within the high-field region and therefore the avalanche current.
V. CONCLUSION
Vertical scaling of SiGeC HBTs has been investigated with the goal of finding the ultimate limit under practical application-related constraints. The latter include an open-base breakdown voltage, which corresponds to the worst case, of at least 1 V and sufficiently low output conductance and physical limits of active doping concentrations with finite gradients. Compared to many other studies, this one is based not only on most advanced device simulation tools, the parameters of which were calibrated to existing experimental results and, in the case of DD and HD simulations, to the results of the BTE, but also on most advanced SiGeC HBT structures, which were developed and fabricated within the European Union-funded research project DOTFIVE. Note that the goal of this paper is to find the ultimate vertical doping profile based on purely physical-and application-oriented considerations. This is the first step for evaluating the possible merits of pursuing further process development and possible future application areas. No attempts have been made to provide process recipes on how to fabricate the obtained doping profile.
The final doping profile was found after an iterative optimization procedure. It yields, according to the BTE solution, a peak transit frequency close to 1.5 THz at V BC = −1 V and a BV CEO well above 1 V (dependent on BE bias). The fairly high BV CEO value is attributed to both nonlocal transport, which reduces II, and TAT in the BC space-charge region, which increases the base current and partially compensates the contributions from BTB tunneling and II.
The results obtained in this Part I are valid for the 1-D isothermal case. Results for realistic laterally downscaled 3-D structures operated under nonisothermal conditions are presented in Part II of this paper, along with a more detailed discussion on process integration and related issues.
